

WHAT IS CLAIMED IS:

1 1. A computer based test bench generator for
2 verifying integrated circuits specified by models in a
3 Hardware Description Language, comprising:
4 a repository storing a general set of self-
5 checking tests applicable to integrated circuits;
6 means for entering behavior data of an integrated
7 circuit model;
8 means for entering configuration data of the
9 integrated circuit model;
10 means for automatically generating test benches
11 in said Hardware Description Language, said means being
12 configured to make a selection and setup of suitable tests
13 from said repository according to the specified integrated
14 circuit model, configuration and behavior data.

1 2. The test bench generator of claim 1, wherein said
2 integrated circuit model is a memory model.

1 3. The test bench generator of claim 1, wherein said
2 general set of tests is specified in said Hardware
3 Description Language.

1 4. The test bench generator of claim 2, wherein said
2 Hardware Description Language is VERILOG.

1 5. The test bench generator of claim 3, wherein said
2 behavior data is specified in a proprietary language.

1 6. The test bench generator of claim 3, wherein said
2 configuration data is inputt to said generator through a
3 command line.

1 7. The test bench generator of claim 3, wherein said
2 selection of tests is based on conditional statements.

1 8. A method for verifying integrated circuits
2 specified by integrated circuit models in a Hardware
3 Description Language, comprising the steps of:
4 storing a general set of self-checking tests
5 applicable to integrated circuits in a repository;
6 entering behavior data of an integrated circuit
7 model;
8 entering configuration data of the integrated
9 circuit model;
10 selecting and setting up suitable tests from said
11 repository according to the specified integrated circuit
12 model, configuration and behavior data, so as to generate
13 test benches in said Hardware Description Language.

1 9. The method according to claim 8, wherein said
2 integrated circuit model is a memory model.

1 10. The method according to claim 8, wherein said
2 general set of tests is specified in said Hardware
3 Description Language.

1 11. The method according to claim 10, wherein said
2 Hardware Description Language is VERILOG.

1 12. The method according to claim 11, wherein said
2 behavior data is specified in a proprietary language.

1 13. The method according to claim 11, wherein said
2 configuration data is input to said generator through a
3 command line.

1 14. The method according to claim 11, wherein said
2 selection of tests is based on conditional statements.

1 15. A test bench generator for integrated circuit
2 designs, comprising:

3 a repository which stores functional and
4 structural characteristic data for integrated circuit
5 models;

6 a processing functionality which receives an
7 identification of a specific integrated circuit model to
8 be tested along with model data describing the
9 configuration and behavior of that specific integrated
10 circuit model, the processing functionality operating to:

11 process the model data in view of the identified
12 specific integrated circuit model to produce a configured
13 integrated circuit model suitable for simulation; and

14 compare the specific integrated circuit model to
15 characteristic data in the repository to identify tests
16 applicable to that specific integrated circuit model.

1 16. The generator of claim 15 wherein the processing
2 functionality further processes the identified tests which
3 are applicable to produce a set of self-checking test
4 benches for the specific integrated circuit model.

1 17. The generator of claim 16 wherein the self-
2 checking test benches are Verilog test benches.

1 18. The generator of claim 16 wherein the self-
2 checking test benches include self-checking models
3 incorporating complex constructs for comparing data,
4 waiting for internal events, and timing constraint checking
5 with respect to the specific integrated circuit model.

1 19. The generator of claim 15 wherein the integrated
2 circuit models in the repository, as well as the received
3 specific integrated circuit model to be tested, are
4 specified using a hardware description language.

1 20. The generator of claim 19 wherein the hardware
2 description language is a Verilog language.

1 21. The generator of claim 15 further including a
2 simulator functionality which applies the identified
3 applicable tests against the configured integrated circuit
4 model.

1 22. A test bench generation method for integrated
2 circuit designs, comprising:
3 storing functional and structural characteristic
4 data for integrated circuit models;
5 receiving an identification of a specific
6 integrated circuit model to be tested along with model data
7 describing the configuration and behavior of that specific
8 integrated circuit model;
9 processing the model data in view of the
10 identified specific integrated circuit model to produce a
11 configured integrated circuit model suitable for
12 simulation; and
13 comparing the specific integrated circuit model
14 to characteristic data in the repository to identify tests
15 applicable to that specific integrated circuit model.

1 23. The method of claim 22 further including
2 processing the identified tests which are applicable to
3 produce a set of self-checking test benches for the
4 specific integrated circuit model.

1 24. The method of claim 23 wherein the self-checking
2 test benches are Verilog test benches.

1 25. The method of claim 23 wherein the self-checking
2 test benches include self-checking models incorporating
3 complex constructs for comparing data, waiting for internal
4 events, and timing constraint checking with respect to the
5 specific integrated circuit model.

1 26. The method of claim 22 wherein the integrated
2 circuit models in the repository, as well as the received
3 specific integrated circuit model to be tested, are
4 specified using a hardware description language.

1 27. The method of claim 26 wherein the hardware
2 description language is a Verilog language.

1 28. The method of claim 22 further including applying
2 the identified applicable tests against the configured
3 integrated circuit model to simulate operation.